

Lecture 04: Devices and CMOS

Matthew Guthaus
Professor
UCSC, Computer Science & Engineering
<http://vlsida.soe.ucsc.edu>
mrg@ucsc.edu




Today's Lecture


- Semiconductor Devices
 - Diode
 - Field Effect Transistor (FET)
 - Width, Length and R_{on}
 - Body Connection
 - Parasitic Capacitance and Resistance
- CMOS Review




The Diode



Cross-section of pn junction in an IC process




One-dimensional representation



diode symbol

Depletion Region



$$\phi_t = \frac{k \cdot T}{q}$$

$$\phi_0 = \phi_T \ln \left[\frac{N_A N_D}{n_i^2} \right]$$

$$\phi_0 = 26 \ln \left[\frac{10^{15} \times 10^{16}}{2.25 \times 10^{20}} \right] \text{ mV} = 638 \text{ mV}$$

Drift is charge based


Diffusion is concentration based

N_A is concentration of acceptors


N_D is concentration of donors

n_i is "intrinsic concentration"

Diode Current



(a) On a linear scale.




(b) On a logarithmic scale (forward bias).


$$I_D = I_S \left(e^{V_D / \phi_T} - 1 \right)$$

$$\phi_t = \frac{k \cdot T}{q}$$

Switch Model of CMOS Transistor




Threshold Voltage: Concept




Transistor in Linear

If you use a voltage across the “resistor” within a range, it behaves like a resistor: $V_{ds} < V_{gs} - V_{th}$



MOS transistor and its bias conditions

Transistor in Saturation



Current-Voltage Relations

Linear Region: $V_{DS} \leq V_{GS} - V_T$

$$I_D = k'_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

with


$$k'_n = \mu_n C_{ox} = \frac{\mu_n \epsilon_{ox}}{t_{ox}} \quad \text{Process Transconductance Parameter}$$

Saturation Mode: $V_{DS} \geq V_{GS} - V_T$ Channel Length Modulation


$$I_D = \frac{k'_n W}{2 L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

Mobility of electrons is ~2-3x that of holes.

Transistor as a Switch



Resistors should be linear,
right?




$$R = V_{ds} / I_d$$

$$R_{on} \cong \text{average}(R_0, R_{mid})$$

Width, Length, and Ron

$$I_D = k_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$I_D = \frac{k_n W}{2 L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$




$$R_{on} \propto V_{ds} / I_d$$


$$I_d \propto W / L$$

$$R_{on} \propto (V_{ds} * L) / W$$


Back-Gate Biasing



If a pwell or nwell (or bulk), can bias the well to adjust threshold.



Static CMOS





PUN and PDN are Dual Networks

NMOS Transistors in Series/Parallel Connection

Transistors can be thought as a switch controlled by its gate signal



NMOS switch closes when switch control input is high



NMOS Transistors pass a “strong” 0 but a “weak” 1

PMOS Transistors in Series/Parallel Connection

PMOS switch closes when switch control input is low



PMOS Transistors pass a “strong” 1 but a “weak” 0


Complementary CMOS Logic Style Construction (cont.)

- **PUP is the DUAL of PDN**
(can be shown using DeMorgan's Theorem's)

$$\overline{A + B} = \bar{A}\bar{B}$$


$$\overline{AB} = \bar{A} + \bar{B}$$

- **The complementary gate is inverting**




AND = NAND + INV


Example Gate: COMPLEX CMOS GATE





Example: Sky130 a21bo Gate



(NOTE: This is the logical schematic, not a transistor level schematic!)




Parallel Plate Capacitance



$$C = \epsilon A / d$$



The Gate Capacitance



$$C_{gate} = \frac{\epsilon_{ox}}{t_{ox}} WL$$


$$C = \epsilon A / d$$

$$A = WL$$

$$d = t_{ox}$$



$$\epsilon = \epsilon_{ox}$$

Diffusion Capacitance




$$\begin{aligned}C_{diff} &= C_{bottom} + C_{sw} = C_j \times AREA + C_{jsw} \times PERIMETER \\ &= C_j L_S W + C_{jsw} (2L_S + W)\end{aligned}$$

Parasitic Resistances



Folding Transistors



Next Class

- Tuesday: Jesse lecture
 - Help with klayout
 - OpenRAM memory generation
 - Review Q&A
- Thursday: Quiz 1

